我心中的第一代码编辑器

  1. 添加头文件插件

　　 psioniq File Header
        psioniq File Header - Visual Studio Marketplace

SRE实战 互联网时代守护先锋，助力企业售后服务体系运筹帷幄！一键直达领取阿里云限量特价优惠。

        setting-->Header Insert-->编辑setting.json文件来修改配置，配置说明在链接的remdme里查看。　

　　并且readme最后有样例，可以参考。 

      我的配置及效果如下所示：

 1  配置：
 2
 1 {
 2     "workbench.sideBar.location": "left",
 3     "workbench.colorCustomizations": {
 4         "statusBar.background": "#303030",
 5         "statusBar.noFolderBackground": "#222225",
 6         "statusBar.debuggingBackground": "#511f1f"
 7         // "editor.selectionBackground": "#f6fa01"
 8     },
 9     "verilog.linting.linter": "xvlog",
10     "verilog.linting.verilator.runAtFileLocation": true,
11     "psi-header.config": {
12         "forceToTop": true,
13         "blankLinesAfter": 0,
14         "blankLinesBefore": 0
15     },
16     "psi-header.changes-tracking": {},
17     "psi-header.lang-config": [
18         {
19             "language": "verilog",
20             "blankLinesAfter":0,
21             "begin": "//",
22             "prefix": "// ",
23             "end": "// ==================================================================================",
24             "beforeHeader": [ 
25                 "// ==================================================================================",
26                 "//  _   _    ______   _   _   __    __ ",
27                 "// | | | |  |___  /  | | | |  \\ \\  / / ",
28                 "// | |_| |     / /   | |_| |   \\ \\/ /  ",
29                 "// |  _  |    / /    |  _  |    \\  /   ",
30                 "// | | | |   / /__   | | | |    / /    ",
31                 "// |_| |_|  /_____|  |_| |_|   /_/     "
32             ],
33         },
34     ],
35     "psi-header.templates": [
36         {
37             "language": "verilog",
38             "template": [
39                 "Created Date: <<filecreated('dddd, YYYY-MM-DD, h:mm:ss a')>>",
40                 "copyright (c):    HZHY Tech. LTD. ",
41                 "Engineer:   chenmiaoyang ",
42                 "Module Name:   ",
43                 "Revision:   v0.01 ",
44                 "Description:",
45                 "  ",
46                 "Revision History : ",
47                 "Revision     editor         date        Description         ",
48                 "v0.01        chenmiaoyang   <<filecreated('YYYY-MM-DD')>>   File Created",
49             ]
50         }
51     ]
52 }

 

42 
43 效果：
44 // ==================================================================================
45 //  _   _   ______  _   _   __    __ 
46 // | | | | |___  / | | | |  \ \  / / 
47 // | |_| |    / /  | |_| |   \ \/ /  
48 // |  _  |   / /   |  _  |    \  /   
49 // | | | |  / /__  | | | |    / /    
50 // |_| |_| /_____| |_| |_|   /_/     
51 
52 // Created Date: Wednesday, 2019-04-10, 3:11:56 pm
53 // copyright (c):    HZHY Tech. LTD. 
54 // Engineer:   xyz 
55 // Module Name:   
56 // Revision:   v0.01 
57 // Description:
58 //   
59 // Revision History : 
60 // Revision     editor         date        Description         
61 // v0.01        xyz   2019-04-10   File Created
62 // ==================================================================================

 

 

 

       

 

,

  1. 添加头文件插件

　　 psioniq File Header
        psioniq File Header - Visual Studio Marketplace

        setting-->Header Insert-->编辑setting.json文件来修改配置，配置说明在链接的remdme里查看。　

　　并且readme最后有样例，可以参考。 

      我的配置及效果如下所示：

 1  配置：
 2
 1 {
 2     "workbench.sideBar.location": "left",
 3     "workbench.colorCustomizations": {
 4         "statusBar.background": "#303030",
 5         "statusBar.noFolderBackground": "#222225",
 6         "statusBar.debuggingBackground": "#511f1f"
 7         // "editor.selectionBackground": "#f6fa01"
 8     },
 9     "verilog.linting.linter": "xvlog",
10     "verilog.linting.verilator.runAtFileLocation": true,
11     "psi-header.config": {
12         "forceToTop": true,
13         "blankLinesAfter": 0,
14         "blankLinesBefore": 0
15     },
16     "psi-header.changes-tracking": {},
17     "psi-header.lang-config": [
18         {
19             "language": "verilog",
20             "blankLinesAfter":0,
21             "begin": "//",
22             "prefix": "// ",
23             "end": "// ==================================================================================",
24             "beforeHeader": [ 
25                 "// ==================================================================================",
26                 "//  _   _    ______   _   _   __    __ ",
27                 "// | | | |  |___  /  | | | |  \\ \\  / / ",
28                 "// | |_| |     / /   | |_| |   \\ \\/ /  ",
29                 "// |  _  |    / /    |  _  |    \\  /   ",
30                 "// | | | |   / /__   | | | |    / /    ",
31                 "// |_| |_|  /_____|  |_| |_|   /_/     "
32             ],
33         },
34     ],
35     "psi-header.templates": [
36         {
37             "language": "verilog",
38             "template": [
39                 "Created Date: <<filecreated('dddd, YYYY-MM-DD, h:mm:ss a')>>",
40                 "copyright (c):    HZHY Tech. LTD. ",
41                 "Engineer:   chenmiaoyang ",
42                 "Module Name:   ",
43                 "Revision:   v0.01 ",
44                 "Description:",
45                 "  ",
46                 "Revision History : ",
47                 "Revision     editor         date        Description         ",
48                 "v0.01        chenmiaoyang   <<filecreated('YYYY-MM-DD')>>   File Created",
49             ]
50         }
51     ]
52 }

 

42 
43 效果：
44 // ==================================================================================
45 //  _   _   ______  _   _   __    __ 
46 // | | | | |___  / | | | |  \ \  / / 
47 // | |_| |    / /  | |_| |   \ \/ /  
48 // |  _  |   / /   |  _  |    \  /   
49 // | | | |  / /__  | | | |    / /    
50 // |_| |_| /_____| |_| |_|   /_/     
51 
52 // Created Date: Wednesday, 2019-04-10, 3:11:56 pm
53 // copyright (c):    HZHY Tech. LTD. 
54 // Engineer:   xyz 
55 // Module Name:   
56 // Revision:   v0.01 
57 // Description:
58 //   
59 // Revision History : 
60 // Revision     editor         date        Description         
61 // v0.01        xyz   2019-04-10   File Created
62 // ==================================================================================

 

 

 

       

 

扫码关注我们
微信号：SRE实战
拒绝背锅 运筹帷幄